Thursday, March 28, 2024
HomeInnovationSmart cityThe optimized digital flow

Optimized digital flow

4
(1)

Cadence Design Systems announced that the new version of the full digital flow, proven in hundreds of advanced node tapeouts,has been enhanced to further optimize PPA (power, performance and area) results in a variety of application contexts, including automotive, mobile, networking, high-performance computing and artificial intelligence (AI). The flow features multiple state-of-the-art capabilities, including a unified physical placement and optimization engine, and is equipped with machine learning (ML) capabilities that enable design excellence with up to 3x higher throughput and up to 20% enhanced PPA characteristics.

Features

The new Cadence digital flow enables superior PPA and throughput results through the following key enhancements:

  • iSpatialCadence Technology: iSpatial technology integrates Innovus' GigaOpt and GigaPlace Placement Engine tools, Implementation System into GigaPlace Placement Engine, and GigaOpt Optimizer into Genus Synthesis Solution, providing techniques such as layer assignment, clock skew, and pillars. The iSpatial technology enables an optimized transition from Genus physical synthesis to Innovus implementation using a common user interface and database.
  • ML capabilities: ML capabilities allow users to leverage their existing designs to "train" iSpatial optimization technology, minimizing development over traditional place and route flows.
  • Optimized signoffconvergence: The complete digital flow includes unified implementation, timing and IR signoff engines, improving signoff convergence through simultaneous design closure for all physical, timing and reliability objectives. This allows customers to reduce design tolerances and iterations.

Comments

"Thenew full digital flow enhancements build on the widely adopted integrated flow, further advancing Cadence's digital and signature design leadership position and enabling customers to achieve SoC design excellence," said Dr. Chin-Chi Teng, senior vice president and general manager of the Digital & Signoff Group at Cadence. "We have been working closely with our customers who are under pressure to meet compressed schedules with ever-larger projects, giving them the functionality they need to realize PPA gains more efficiently."

For information click here

How interesting did you find this article?

Average rating 4 / 5. Number of ratings: 1

No ratings yet! Be the first to rate this item.

Register on Elettronica TECHtoo !
Here are the exclusive benefits for registered users:
- FREE Electronic Lab Collection Ed. 1
- FREE subscription to Elettronica AV magazine
- receipt of real-time updates
- ability to review and comment on articles
SIGN UP NOW!

LATEST NEWS

PARTNER

MARKET

SOCIAL

IN EVIDENCE

Register on Elettronica TECHtoo !
Here are the exclusive benefits for registered users:
- FREE Electronic Lab Collection Ed. 1
- FREE subscription to Elettronica AV magazine
- receipt of real-time updates
- ability to review and comment on articles
SIGN UP NOW!