Environment that offers simultaneous optimization and full-chip signoff functions up to 10 times...
Cadence Design Systems has announced its new Cadence Certus solution, designed to address the increasing complexity and size challenges of chip-level design.The Cadence Certus Closure Solution environment automates and accelerates the entire closure cycle...
Optimized digital flow
Cadence Design Systems announced that the new version of the full digital flow, proven in hundreds of advanced node tapeouts,has been enhanced to further optimize PPA (power, performance and area) results in...
SoC for networking, cloud and data center
Cadence Design Systems and STMicroelectronics have begun a collaboration on the tape-out of a 7nm SerDes 56G VSR (very short-reach) for a System on Chip (SoC) for the networking, cloud and data markets....
IN EVIDENCE
LATEST NEWS
